EPF8452AQC160-3

FLEX, QFP, –2.0 to 7.0 V

Rated 5 Rating 5 | reviews | Write a review

Price:: US $7.40~9.60 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $7.40~9.60

PartNumber:: EPF8452AQC160-3

Brand:: Altera Corporation - ALTR | Pack: QFP | D/C: 05+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Ken's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-02-20

From Other Seller

Part Number:EPF8452AQC160-3
US $7.40 - 9.60
LM64P101

US $240.00 - 300.00 / Piece
(0) Remove
2DI75D-050A

US $16.00 - 30.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPF8452AQC160-3 Altera’s Flexible Logic Element MatriX (FLEX) combines the benefits of both erasable programmable logic devices (EPLDs) and fieldprogrammable gate arrays (FPGAs). The EPF8452AQC160-3 device is ideal for a variety of applications because it combines the fine-grained architecture and high register count characteristics of FPGAs with the high speed and predictable interconnect delays of EPLDs. Logic is implemented in LEs that include compact 4-input look-up tables (LUTs) and programmable registers. High performance of EPF8452AQC160-3 is provided by a fast, continuous network of routing resources.

Parametrics

EPF8452AQC160-3 absolute maximum ratings: (1)Supply voltage: –2.0 to 7.0 V With respect to ground; (2)DC input voltage: –2.0 to 7.0 V; (3)DC output current, per pin: –25 to 25 mA; (4)Storage temperature: –65 to 150 ℃; (5)Ambient temperature : –65 to 135 ℃; (6)Junction temperature: Ceramic packages, under bias: 150 ℃, PQFP and RQFP, under bias: 135 ℃.

Features

EPF8452AQC160-3 features: (1)Low-cost, high-density, register-rich CMOS programmable logic; (2)device (PLD) family: 2,500 to 16,000 usable gates, 282 to 1,500 registers; (3)System-level features: In-circuit reconfigurability (ICR) via external Configuration EPROM or intelligent controller, Fully compliant with the peripheral component interconnect; (4)(PCI) standard; (5)Powerful I/O pins: Programmable output slew-rate control reduces switching noise; (6)Peripheral register for fast setup and clock-to-output delay.