MC9S12DG256CPVE

Product Summary

The MC9S12DG256CPVE is a 16-bit microcontroller unit (MCU). It is composed of standard on-chip peripherals including a 16-bit central processing unit (HCS12 CPU), 256K bytes of Flash EEPROM, 12K bytes of RAM, 4K bytes of EEPROM, two asynchronous serial communications interfaces (SCI), three serial peripheral interfaces (SPI), an 8-channel IC/OC enhanced capture timer, two 8-channel, 10-bit analog-to-digital converters (ADC), an 8-channel pulse-width modulator (PWM), a digital Byte Data Link Controller (BDLC), 29 discrete digital I/O channels (Port A, Port B, Port K and Port E), 20 discrete digital I/O lines with interrupt and wakeup capability, three CAN 2.0 A, B software compatible modules (MSCAN12), and an Inter-IC Bus. The MC9S12DG256CPVE has full 16-bit data paths throughout. However, the external bus can operate in an 8-bit narrow mode so single 8-bit wide memory can be interfaced for lower cost systems. The inclusion of a PLL circuit allows power consumption and performance to be adjusted to suit operational requirements.

Parametrics

MC9S12DG256CPVE absolute maximum ratings: (1)I/O, Regulator and Analog Supply Voltage, VDD5: -0.3 to 6.0 V; (2)Digital Logic Supply Voltage, VDD: -0.3 to 3.0 V; (3)PLL Supply Voltage, VDDPLL: -0.3 to 3.0 V; (4)Voltage difference VDDX to VDDR and VDDA, ΔVDDX: -0.3 to 0.3 V; (5)Voltage difference VSSX to VSSR and VSSA, ΔVSSX: -0.3 to 0.3 V; (6)Digital I/O Input Voltage, VIN: -0.3 to 6.0 V; (7)Analog Reference, VRH, VRL: -0.3 to 6.0 V; (8)XFC, EXTAL, XTAL inputs, VILV: -0.3 to 3.0 V; (9)TEST input, VTEST: -0.3 to 10.0 V; (10)Instantaneous Maximum Current Single pin limit for all digital I/O pins, ID: -25 to +25 mA; (11)Instantaneous Maximum Current Single pin limit for XFC, EXTAL, XTAL4, IDL: -25 to +25 mA; (12)Instantaneous Maximum Current Single pin limit for TEST, IDT: -0.25 to 0 mA; (13)Storage Temperature Range, Tstg: – 65 to 155℃.

Features

MC9S12DG256CPVE features: (1)HCS12 Core: 16-bit HCS12 CPU: Upward compatible with M68HC11 instruction set; Interrupt stacking and programmer抯 model identical to M68HC11; Instruction queue; Enhanced indexed addressing; MEBI (Multiplexed External Bus Interface); MMC (Module Mapping Control); INT (Interrupt control); BKP (Breakpoints); BDM (Background Debug Mode); (2)CRG: Low current Colpitts or Pierce oscillator; PLL; COP watchdog; Real time interrupt; Clock Monitor; (3)8-bit and 4-bit ports with interrupt functionality: Digital filtering; Programmable rising or falling edge trigger; (4)Memory: 256K Flash EEPROM; 4K byte EEPROM; 12K byte RAM; (5)Two 8-channel Analog-to-Digital Converters: 10-bit resolution; External conversion trigger capability; (6)Three 1M bit per second, CAN 2.0 A, B software compatible modules: Five receive and three transmit buffers; Flexible identifier filter programmable as 2 x 32 bit, 4 x 16 bit or 8 x 8 bit; Four separate interrupt channels for Rx, Tx, error and wake-up; Low-pass filter wake-up function; Loop-back for self test operation; (7)Enhanced Capture Timer; 16-bit main counter with 7-bit prescaler; 8 programmable input capture or output compare channels; Four 8-bit or two 16-bit pulse accumulators; (8)8 PWM channels: Programmable period and duty cycle; 8-bit 8-channel or 16-bit 4-channel; Separate control for each pulse width and duty cycle; Center-aligned or left-aligned outputs; Programmable clock select logic with a wide range of frequencies; Fast emergency shutdown input; Usable as interrupt inputs; (9)Serial interfaces: Two asynchronous Serial Communications Interfaces (SCI); Three Synchronous Serial Peripheral Interface (SPI); (10)Byte Data Link Controller (BDLC): SAE J1850 Class B Data Communications Network Interface Compatible and ISO Compatible for Low-Speed (<125 Kbps) Serial Data Communications in Automotive Applications; (11)Inter-IC Bus (IIC): Compatible with I2C Bus standard; Multi-master operation; Software programmable for one of 256 different serial clock frequencies; (12)112-Pin LQFP package: I/O lines with 5V input and drive capability; 5V A/D converter inputs; Operation at 50MHz equivalent to 25MHz Bus Speed; Development support; Single-wire background debug?mode (BDM); On-chip hardware breakpoints.

Diagrams